Among the reasons for using ALD/PEALD (Fig. 1) is lowering the temperature, and improving uniformity by controlling the series resistance of the device. One of the most important process knobs is chemisty choice. The Si precursor plus the nitrogen precursor, and the plasma are key parameters, explained Raaijmakers. Other important considerations include the use of a plasma and how intense that plasma is, and how much overlap you have between pulses to optimize TP in addition to optimized step coverage and layer uniformity.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjyrmCRfgEsa3X_pYu5iHl18HkoznNDcE_8TP0a-I9Gi0dCERiV1-FGCHUt1tNH0CSurx0cu_qZuKzV48SiTKIRPlMifgi-MNRMEGxNV7e8wlpQMISlngCk6g6S2aZeHHvJfZMyUg/s320/spacer+01.jpg)
In the mid-term, Raaijmakers sees a change in architecture (FinFETs or FDSOI) (Fig. 2). For FinFETS, spacers will be even more important because of increasing aspect ratios. The transition from gate-first structures to replacement gate structures to control the workfunction will be key.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEhmEfnsIEjJeE4bg5frXFCjoSsIKcY_mD5w42bcFP4cBxx64Bc3weK7h_Qwoku72fDVbk9ppnZYakjsFdi3RtOyZUZu-wdNq-yl3YYbgJVMYDZxLgYUo1PM4yAVIYfudtj6_PfRVA/s320/spacer+02.jpg)
Looking even further ahead, Raaijmakers notes that the move to new channel material to III-V or pure Ge will be very involved. "We will not only have to worry about high-k and metal gate (HK+MG), but also the interface between HK+MG and III-Vs, or pure Ge, and we have to be able to passivate the surfaces," said Raaijmakers. And though the whole process integration flow will have to change to accommodate the new channel materials, Raaijmakers does not see them being introduced for another 4-6 years.
This article is from Solid State Technology
No comments:
Post a Comment